processability, and are therefore ideal candidates for flexible and transparent electronics [1] [2] [3] [4] . Complementary inverters based on oxide semiconductor thin film transistors (TFTs) are basic building blocks of digital circuits that are essential in the emerging applications such as wearable electronics and internet of things (IoT) technology.
Recently, inverters based on unipolar n-type oxide like indium gallium zinc oxide (InGaZnO or IGZO) [5] , [6] , indium gallium oxide [7] , and zinc oxide [8] , [9] , and ambipolar tin monoxide [10] , [11] have been demonstrated. However, these inverters commonly have problems of large size, non-full amplitude output voltage swings, low noise margin level, and high power consumptions. Complementary inverter composed of a p-type and an n-type TFTs can well solve such problems. However, there is limited development of high performance p-type oxides [12] . P-type carbon nanotubes (CNTs) [13] , [14] , organic semiconductors [15] , [16] , poly-silicon [17] , [18] , and metal compound [19] , [20] , are developed to construct complementary inverters with n-type oxides. However, the process compatibility, thermal stability, p-type purity, flexibility, and performances such as supply voltage, gain, and noise margin level are commonly unsatisfactory. Among the reported limited p-type oxides, SnO has been regarded as the most promising due to its high field-effect mobility [21] , high stability in ambient air [22] , [23] , and high on/off current ratio for TFTs based on them [22] [23] [24] [25] . Thereby, complementary inverters based on p-type SnO and n-type oxides, e.g. IGZO, are highly desirable for the next generation of flexible circuits with low supply voltages and high performance [26] [27] [28] .
To date, the supply voltages of the reported oxidesbased inverters are generally ∼5-100 V [4] , [10] , [26] [27] [28] [29] , [31] [32] [33] [34] , and need to be further reduced to better meet the requirements of battery powered or wireless radio-frequency (RF) powered wearable electronics and IoT technology. Most reported complementary inverters have power consumptions in microwatt (μW) [13] [14] [15] , [18] [19] [20] , [26] [27] [28] [29] . Very recently, we have realized complementary inverters based on p-type SnO and n-type IGZO with a supply voltage of 8 V and a power consumption of 10 μW [27] . Only very limited inverters have power consumptions in nanowatt (nW), however, the low voltage-gains (of ≤ 20) highly limit their applications [16] , [30] .
In this work, by using 7.5-nm pinhole-free Al 2 O 3 gate dielectric layers, we realized complementary inverters based on p-type SnO and n-type IGZO with extremally low power consumption of 15.6 ∼ 241.2 nW and high gains of 63 ∼ 226 at low supply voltages of 1.5 ∼ 3.0 V. These inverters show high noise margins and high logic-swing output. A ring oscillator (RO) based on the complementary inverters was also fabricated to illustrate its dynamic characteristics in different 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. supply voltages of 1.5 ∼ 4.5V. In addition, we introduced voltage-gain per nanowatt consumed, |Gai n|/P max , to evaluate the high energy efficiency of the device. Figure 1 (a) shows the schematic diagram of the fabricated complementary inverters. Si wafers with 300-nm-thick thermally grown SiO 2 were used as the substrates. First, 5-nm-thick Ti for adhesion and 30-nm-thick Au as the gate electrode were deposited by e-beam evaporation and patterned by photolithography. 7.5-nm-thick pinhole-free Al 2 O 3 gate dielectric was then deposited by atomic layer deposition at a substrate temperature of 100°C with relatively long purse and dose time of 60 s. The Al 2 O 3 gate dielectric was patterned by photolithography and coupled plasma reactive ion etching. 20-nm-thick p-type SnO was deposited by radio-frequency (RF) magnetron sputtering with Sn target at room temperature (RT). The RF power, working pressure, and oxygen partial pressure (O 2 /(O 2 +Ar)) are 50 W, 5.7 mTorr, and 3.1%, respectively. The sample was then post-annealed at 225°C for 2h in ambient air. Then, 16-nm-thick IGZO was RF-sputtered with a power of 90 W, a deposition pressure of 3.6 mTorr, in Ar atmosphere at RT. 30-nm-thick Ti was deposited by e-beam evaporation and patterned by photolithography as the source/drain contacts. The width to length ratios of SnO and IGZO channels are 60 μm/20 μm and 20 μm/20 μm, respectively. The sample was then annealed at 150°C for 1h in ambient air. The current-voltage (I -V ) characteristics of the individual TFTs and complementary inverters were characterized at RT in dark by Agilent B2902A source/measure unit. The output waveform of the five-stage RO was measured by Keysight MSOX6004A mixed signal oscilloscope. Figure 1(b) and (d) shows the transfer characteristics of the p-type SnO and n-type IGZO TFTs at the drain voltage Table I . It should be noticed that the inverter can even work in subthreshold region (1.5 V) with a high gain. Figure 3(a) summarizes the output voltage gains of the reported complementary inverters based on new generation semiconductors including CNTs, 2-dimensional materials, oxides, and metal compounds. Comparing to the reported inverters with gains below 160 [15] , the inverter in this work reach the highest gain of 226 at V DD of 3.0 V. The high gain is mainly attributed to the low SS originated from the high channel interface quality and low trap state density in the channels. The high gain and large noise margin of inverters ensure high reliability for the logic gates and complex circuits based on them. Figure 3 (b) displays the drain current-voltage (I DD -V IN ) output curves of the inverter. P min and P max , which are the minimum static power consumption before switching and the maximum static consumption occurring at the switching point, respectively, are used to fully evaluate the static power consumption, as shown in Table I . P min can even reach to pW (2 pW for V DD of 1.5 V) due to extremely low off current of TFTs based on IGZO and SnO with wide bandgaps. P max is found to be as low as 15.6 ∼ 241.2 nW at V DD of 1.5 ∼ 3.0 V, indicating rather low power consumption during switching. Figure 3 (c) summarizes the V DD of the reported inverters [13] [14] [15] [16] [17] [18] [19] [20] , [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] , commonly in range of 2 ∼ 100 V. Our inverter realized the lowest V DD of 1.5 V, with yet high performance. Such low V DD leads to significantly low power consumption.
II. EXPERIMENTAL

III. RESULTS AND DISCUSSION
In computer science, energy efficiency ratio "performance per watt" is commonly used to evaluate the computation rate of a computer or hardware per every watt consumed. In this work, we introduce the voltage-gain per nanowatt consumed |Gai n|/P max to evaluate the energy efficiency of the inverter during switching. Fig.3(d) summarized |Gai n|/P max values of this work and the reported inverters [13] [14] [15] [16] , [18] , [19] , [23] , [26] , [27] , [30] , [35] , [38] , indicating that our inverter achieves the most energy-effective performance with the |Gai n|/P max of 4.0, among the reported complementary inverters based on flexible materials of carbon nanotubes, 2-dimensional, and oxide semiconductors. Figure 4 (a) shows the layout of the 5-stage RO with an output buffer. The input pulse, V IN , and the corresponding output, V OUT , at an operating frequency of 1000 Hz are shown in Fig. 4(b) and (c), respectively. The oscillation frequency, f , of the ring oscillator increases from 1.04 to 8.16 KHz with V DD increasing from 1.5 to 4.5 V, as shown in Fig. 4(d) and (e) . The stage delay of the RO, calculated as 1/10 f , is found to 
IV. CONCLUSION
In summary, a complementary inverter composed of p-type SnO and n-type IGZO TFTs with rather low supply voltages of 1.5 ∼ 3.0 V, high gains up to 226, and high noise margin, have been fabricated via low-temperature (maximum 225°C) process. The high performance inverter achieves rather low maximum static power consumptions P max of 15.6 ∼ 241.2 nW. In this work, |Gai n|/P max has been introduced to evaluate comprehensively the performance and power consumption. The inverter shows the highest |Gai n|/P max of 4.0 among the reported complementary inverters based on flexible semiconductors including carbon nanotubes, 2-dimensional, and oxide semiconductors. The results would inspire fabrications with low voltage, low power consumption, and flexibility, such as IoT technology and wearable/portable electronics.
